Abstract-This paper discusses an optical packet switch (OPS) arch itecture, which utilizes the components like optical reflectors, tunable wavelength converters (TWCs), arrayed waveguide grating (AW G) and pieces of fiber to realize the switching action. This architecture uses routing pattern of AW G, and its symmetric nature, to simp lify switch operation significantly. It is also shown that using multiwavelengths optical reflector, length of delay lines can be reduced to half of its original value. Th is reduction in length is useful for comparat ively larger size packets as for them. It can grow up some kilo meters. The considered architecture is compared with already published architecture. Finally, modifications in the architecture are suggested such that switch can be efficiently placed in the backbone network.
I. Introduction
Optical Packet Switching is a connection less networking solution wh ich provides fine granularity and optimu m bandwidth utilizat ion using the waveleng th division multip lexing (WDM ) techniques. All-optical packet switching which requires optical imp lementation of all the switching functions is still not technologically feasible. One of the reasons is the unavailability. Thus, it is believed that in the next few years, hybrid technology, which utilizes the mature electronics fo r the control operations and optics for data transmission will be used. In OPS, data is transported from one node to another in the form of packets. These packets contain two distinct portions header and payload (information). At the intermediate nodes, header is processed electronically, while data (payload) remains in the optical form. One of the important aspects of photonic packet switching [1] is contention amongst the packets which arise when more than one packet tries to leave the switch fro m the same output port, and it can be resolved by the buffering all but one contending packets. In the optical domain fo r the buffering of packets, fiber delay lines are used as an alternative to optical RAMs.
A practical optical packet switch should be able to the route the packets from switch inputs to outputs through simp le routing procedure with contention resolution. Optical loss, noise and crosstalk are the major factors which critically affect the performance of the optical packet switches and increase the BER. Additionally, reduction in co mponents is necessary, because currently optical co mponents are costlier than their electronic counterparts. However, the low packet loss and fast speed of optical domain may well co mpensate the cost. The performance of the switch arch itectures strongly depends on these design issues. In past, various optical packet switch, architectures have been proposed [2] [3] [4] [5] . In recent past architectures presented in [5] which have feed-forward and feed-backward type structures are extensively investigated as they provide low packet loss probability. The architecture presented here, will provide nearly same packet loss performance as in [5] with much simp ler buffering structure, and switch functionality can be achieved with very few components. This paper is organized as follows; in section II related wo rk is presented. In section, III switch architecture is detailed. In section IV, co mparat ive study with earlier architecture is presented. The placement of the switch in the network is detailed in section V. The majo r conclusions of the paper, is presented in section VI.
II. Related Work
In general optical network is composed of core and client network as shown in Fig. 3 . The information generated in the client network is aggregated at the boundary of the optical cloud, via edge router. The backbone network is optical in nature, and optical router, route the packets in the optical domain. The design of the optical router is very important, and they are also known as optical packet switches. In this section, an overview of different optical switches is presented. 
Switch Architecture
Different photonic packet switch architectures have been proposed and demonstrated in past all these architectures use photonic means to perform packet buffering and routing; electronics plays the important role in functions such as, address processing, routing and buffering control.
Optical packet switch architectures in the broad sense can be classified into three categories such as.
1) Wavelength routed photonic packet switch
2) Broad-cast and select type switch 3) (AWG) / Space switch based packet switch
Wavelength Routed Photonic Packet Switch
In this class of switches, wavelength coding is used for buffering and routing of packets. The switch consists of three functional b locks: a packet encoder block, a buffering b lock and packet demult iplexer block. The encoder block, encode the wavelengths of the incoming packets, buffering block buffer the encoded packets, if necessary and demultiplexer block, separate the packets and direct them to the appropriate output ports.
Broad-Cast and Select Type Switch
In this approach, at the input of the switch all the informat ion is mult iplexed by a star coupler, and distributed to all the output. Each receiver selects a particular packet only. Both TDM and WDM can be applied in these switches.
In this category, contending packets are stored in fiber delay lines using WDM technology. The various loop buffer based architectures are proposed [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] . A ll of them have their advantages and disadvantages and well described in their respective references. The first loop buffer based architecture is proposed by Bendelli [6] . This architecture requires a very large nu mber of components for buffering; effectively Semiconductor Optical A mplifier (SOA ) scales linearly with required number o f buffer wavelengths, and also the size of the Demu x and Mu x have to be increased proportionally. Thus physical loss of the architecture is very large. Same problems are also associated with other architectures [7] [8] . The architecture proposed by Choa [9] , have similar buffer structure, and in this architecture direct packets which require no delay also pass through the buffer Demu x. Thus scaling is more critical in this architecture.
AWG/Space Switch Based Architectures
The third class of architecture uses AWG as a router. The insertion loss of the AWG router is very less as compared to splitter and combiner. Thus using AWG comparatively large nu mber of users can be accommodated. The various AWG / Space switch based architectures are proposed [1] In this paper an AWG based optical packet switch architecture is considered and it comparison is made in terms of packet loss probability and optical cost.
III. Architectures Description
The architecture presented in [5] which has feedback architecture (A1) shown in Fig. 1 require t wo AW Gs. It uses shared feedback delay lines to buffer the contended packets. First, input packets are converted to the appropriate wavelengths and the contended packets are routed to the re-circulat ing loops for buffering while the straightthrough packets are routed to switch outputs. The switch consist of N modules one for each output port and for a tagged output at maximu m m packets can be stored. Hence, in all the modules at maximu m N packets can have same delay varying fro m 1 to m slots and in all the modules mN nu mber of packets can be stored. The architecture can be simplified by proper re-structuring. In the architecture A2, (Fig. 2 ) the upper N ports of the AWG router (scheduling section) ranging from 1 to N connect to N buffer modules. The lower ports (N +1 to 2N) o f the AWG acts as actual inputs/outputs port of the switch which is equipped with TW Cs and tune the wavelengths of the incoming packets as per the desired output ports. Suppose a packet arrives at the input i and destined for output j, and requires a delay of K slots. Then packet has to be pushed towards module K connected to the th K port of the AW G. AWG is a cyclic wavelength router. The packet entering at the input port i can be routed to the output port K of the AW G by following the routing pattern of AWG,
after the delay of K slots packet will again appear at input of the scheduling AWG and get routed to output i of the AW G due to its symmetric nature and packet can be directed to the appropriate output (j) by tuning the wavelength through TWC in the switching section, by following routing nature of switching section AWG [20] . In the buffer, module 1 p rovides a delay of one slot, module 2 provide a delay of two slots and so on. Thus as per the required amount of delay packets can be placed in different modules. In each buffer module, only one packet per output port will be stored. Thus at most N packets can be stored for a particu lar output port in all the modules and in each module N wavelengths are used. This will allo w storing/ erasing of N packets in single time slot, one corresponds to each output. Referring, Fig. 1 it can be calcu lated that, between consecutive modules, N-1 wavelengths are common. Therefore, in N modules 2N-1 wavelengths will be required. Here, t wo types of buffer modules are considered. In the first type only pieces of fiber are used in the buffer, whose length varies fro m 1 to N slots (Fig.  2) . The second type of buffer module ( Fig. 3) consists of one optical reflector, one circulator and pieces of fiber with length varies fro m 1/ 2 to N/2 slots. This reduction in length is useful for large size packets, where buffer delay line length can grow up to some kilo meters. Optical reflector used in the different modules can be dielectric mirror, th in film based mirror and fiber Bragg grating (FBG) etc. The full description of the mu lti-wavelengths FBG is given in [21] where it is shown that, a large number of wavelengths can be reflected fro m a single grating with reflectivity in the entire band as high as 99.8 percent with negligible insertion loss.
The working of the arch itecture is explained by considering N=4 i.e., 4×4 switch. In Fig. 5 , routing pattern of the scheduling AW G of size 8×8 is shown and sets of wavelengths used for different types of routing. Here different modules are connected to upper ports 1-4 only, and port nu mber 5-8 are actual inputs/outputs of the switch. The module wh ich is connected to port 1, 2, 3 and 4 provides the delay of one, two, three and four slots respectively. Referring Fig.  6 (a), in case of N=4, suppose a packet arrives at the input port 7 (scheduling section) for the output port 4 (switching section), and requires a delay of 3 t ime slots, then its wavelength will tuned to λ 1 as shown in Fig.  6 (b), and will get routed to output port 3 of the scheduling AWG. In the first type buffer fiber delay will provide the delay of three slots. In the second type of the buffer modules, While traversing through the buffer packet will reach to the reflector placed in module 3 after 3/ 2 slots duration, here it will get reflected and there will be delay of 3/ 2 mo re slots. After the delay of three time slots the packet will appear at the input port 3 of the scheduling AWG and get routed to output port 7, due to the wavelength routing nature of the AWG. Thus packet appears at the input number 3 of TWC of the switching section which comprises AWG of size 4×4. Here, by converting its wavelength to λ 2 packet can be directed to the output port 4 ( Fig. 6(b) ). The comp lete operation of the switch is controlled by a centralized electronic controller as shown in Fig. 7 . At the input of the switch a small power is tapped and after O/ E conversion fed to the electronic control unit where the route identifier circuit identifies the routes (buffer/direct path). In the next step, write controller decides the tuning wavelengths of the packets by analyzing the buffer status for the different outputs. Then controller sends the appropriate control signal at the right instants to the scheduling and switching TWCs. The header and payload of the packet are separated by guard band as they may be modulated at different bit rates.
Queuing Structure
In the considered architecture, separate queue is formed for each output; therefore, arch itecture can be modeled as output queued system. The length of the queue for the each output port will be decided by the number of modules with maximu m queue length of N packets. The performance evaluation of the output queued system is well described in [22] . In output queued system, very lo w packet loss probability is attainable and these queues are formed in wavelength domain, hence additional hardware is not required.
Mathematical Model
In this architecture each output has a separate queue with maximu m queue length, equal to m slots. The maximu m storage capacity of the buffer is Nm. This can be modeled by output queue.
In the output queue analysis , [22] [23] a specific queue is considered. The analytical results for this queue are also valid for all other queues as all of them are equivalent to each other. In this model assumes identical Bernoulli process. That is, in any time slot, probability of the arrival of packet on a particular input is p and each packet has equal probability 1/N of being addressed to any of outputs. Defin ing a random variable X as the number of packet co ming fo r a part icular tagged output in a given slot the probability that exact ly q packets will arrive in a slot is 
The steady state distribution of the markov chain can be obtained as The packet success probability can be obtained by dividing ρ 0 by ρ. Here ρ is the offered load. Then packet loss probability can be obtained as
The performance evaluation of the output queued system is well described in [23] using the same model the results obtained for packet loss probability under random traffic condition is shown in Fig. 9 
Bursty Traffic
In reality, packets arrive in the form of burst, and to observe the performance of the switch under co-related arrivals, the performance of the switch under bursty traffic is evaluated.
As a function of t ime, the traffic will be co mposed of bursts of packets destined to the same output port. These bursts are follo wed by an idle period that can be of length zero, where new burst will be ad jacent to the Time correlation o f t raffic on each input can be modeled as the Markov chain shown in Fig. 11 . The chain is co mposed of two states: id le state (0) or burst state (j). The system will be in the id le state (0) when no packet arrives in the current slot. Also, if no packet will arrive in the next slot with probability P a then a new burst will begin with probability 1-P a and the system will be transferred to the burst state j. In this state, one of the values of output destinations is chosen with equal probability. Being in this bursty state, the next arrival will be either the part of same burst with probability P b (i.e., destined to the same output port) or the burst will terminate. The termination of a burst can occur in two ways with certain probability: 1) Either a new burst will start for another destination.
This transfers the system to state other than the current one. The choice of another destination is equi-probable. The probability of this state will be (1-P b )(1-P a ).
2) Or, going to the idle state with probability (1 -
The steady state equation for this Markov chain can be written in terms of steady state probabilities as, 00 (1 )
Here,  is the steady state probability of the system being in any one of state j i.e.,  =   j and 1  j  N.
Further using the property that summation of all the state probabilities is equal to unity, 0 1   (9) Solving (8) and (9), we will get the steady state probabilities in terms of P a and P b . 
The average offered traffic load () will be a fract ion of time the system is not in the idle state i.e.,
The probability of a burst of length k is
Hence the average burst length is
Considering some fix value o f  and BL in (11) and (12) respectively, the value of P a and P b can be calculated and it will be used to simulate the performance of the above mentioned switch architectures under bursty traffic conditions. The packet loss probability performance of the switch under the bursty traffic conditions while considering burst length (BL) is equal to two and switch size N = 8 with varying nu mber of modules in shown in Fig. 12 . It can be observed fro m the Fig. packet loss probability 
IV. Comparati ve Study
In architecture A1 Along with this control algorith m for the switch is very complex. Controlling will required at three places i.e., input TWCs and two buffer TWCs. In the architecture A2, structure and the routing algorith m is very simp le, physical loss of the buffer is negligible and control will only be required only at the input and output of the scheduling AWG. The unique feature of the architecture is that no controlling is required inside the buffer and using WDM a large number of packets can be stored in a single strand of fiber. The only advantage of the architecture A1 is that it is re-circu lating in nature, but the re-circulat ion is only possible when, 1) no incoming packet will contend with buffered packet for the same TWC placed before AWG in single time slot (TWC before buffer AW G would be free)
2) No buffered packet tries to leave the buffer AW G in same t ime slot (TW C after buffer AW G would be free). Therefore, re-circu lation operation is only possible when both the buffer TWCs are free. Th is problem in [5] is defined as exit t ime contention and they also modeled the switch for the tagged output queue system and derived a probabilistic expression for no exist time contention. In our opinion, under low loading condit ion, this recirculat ing feature will not be required and at higher load above stated conditions (1-2) cannot be avoided. Therefore, the re-circu lating nature will add to the control algorith m co mplexity without gaining too much. In the arch itecture A2 we can get rid o f N TWCs, wh ich are costly component still packet loss probability will remain nearly same.
Cost Analysis
The optical cost measure is considered as parametric estimate of cost, scalability and hardware requirements. The methodology and optical cost of various components follows form [24] where optical cost of the different co mponents is obtained by counting fiber to chip coupling (FCC). But the cost of TWCs is considered to be 4 as FCC does not include the wavelength conversion range. To incorporate the effect of wavelength conversion a generalized cost model is proposed in [25] where the cost of the TWCs is given by the expression 
V. Placement of the Switch in Network
Referring the Fig. 3 , the switches will be p laced in the backbone networks, where mu ltiplexed data traverses from one node to other. As mult iplexed data will arrive at the switch input, it should be first demu ltip lexed, however, as the data can arrive at any wavelength range, splitter should be used at the input, and combiner at the switch output. The modified architecture is shown in Fig. 14 . The use of co mbiner also allow us to drop the data at a particular switch and fro m where, it can be routed to client network (n/w) (Fig. 15) .
The Loss Analysis
As splitter and combiner are lossy device, i.e., their insertion loss is large as co mpared to other devices. Therefore, the overall loss of the switch increases, and hence when data traverse through the switch suffers fro m severe switch loss. The loss of the switch can be calculated as ()
where, i L is the loss of the (i=type) device. Considering for example a 44  switch, the total loss is given by ( ) 6 2 3 2 1.5 6 20.5 L S dB        In the above calculat ion it must be remembered that the size of scheduling AWG is 8×8. Hence if data pass through the switch it will suffer a loss of 20.5 dB, wh ich is huge loss. Therefore, it is required to compensate such a huge loss with an optical amp lifier like EDFA (Erbium doped fiber amplifier).
If EDFA is placed inside the switch, in such a case EDFA will be placed in each branch of the (scheduling/switching) port or placed in the each module o f the buffer. But such arrangement will be a loss of hardware and cost, as only one amplifier can amp lify more than one signal simu ltaneously. Hence, it is advisable that the amplifiers should be placed in the n/w between two cascaded switches as for examp le the placement of the amplifier is shown in Fig. 16 .
In the further study, the power budget analysis of the switch will be performed that will lead to the scalability analysis of the switch. Thereafter, the performance of the ring network with four such switches will be done while considering the noise of the EDFA, and further more exact results of packet loss probability by doing corss-layer optimization will be evaluated. 
VI. Conclusions
In this paper, optical packet switch architecture is discussed, which is realized using components like optical reflectors, tunable wavelength convertor (TWC), arrayed waveguide grat ing (AW G) and pieces of fiber. This architecture uses routing pattern of AW G, and its symmetric nature, to simp lify switch operation significantly. In the presented architecture, large number of packets can be stored in a single fiber delay
